

# 1:10 Clock Fanout Buffer with Output Enable

#### Features

- Low-voltage operation
- V<sub>DD</sub> range from 2.5 to 3.3V
- 1:10 fanout
- Drives either a 50-ohm or 75-ohm transmission line
- · Over voltage tolerant input hot swappable
- Low input capacitance
- · Low output skew
- Low propagation delay
- Typical (tpd < 4 ns)</li>
- High-speed operation > 200 MHz
- LVTTL-/LVCMOS-compatible input
- Output disable to three-state
- · Industrial versions available
- Packages available include: SOIC/SSOP

#### **Block Diagram**


### Description

The Cypress series of network circuits is produced using advanced 0.35-micron CMOS technology, achieving the industries fastest logic and buffers.

The Cypress CY2CC1810 fanout buffer features one input and ten three-state outputs.

Designed for data communications clock management applications, the large fanout from a single input reduces loading on the input clock.

AVCMOS-type outputs dynamically adjust for variable impedance-matching and eliminate the need for seriesdamping resistors; they also reduce noise overall.



#### Pin Description

| Pin Number                 | Pin Name        | Pin           | Description  |
|----------------------------|-----------------|---------------|--------------|
| 1,7,8,12,13,17,20,24       | G <sub>ND</sub> | Ground        | Power        |
| 3,10,15,22                 | V <sub>DD</sub> | Power Supply  | Power        |
| 5                          | OE#             | Output Enable | LVTTL/LVCMOS |
| 6                          | IN              | Input         | LVTTL/LVCMOS |
| 2,4,9,11,14,16,18,19,21,23 | Q10Q1           | Output        | AVCMOS       |

Cypress Semiconductor Corporation • Document #: 38-07055 Rev. \*C

3901 North First Street • San Jose CA 95134 • 408-943-2600 • Revised December 14, 2002



## Maximum Ratings<sup>[1][2]</sup>

| Storage Temperature:               | –65°C to + 150°C |
|------------------------------------|------------------|
| Ambient Temperature:               | 40°C to +85°C    |
| Supply Voltage to Ground Potential |                  |
| V <sub>CC</sub>                    | –0.5V to 4.6V    |
| Input                              | –0.5V to 5.8V    |

| Supply Voltage to Ground Potential |                                 |
|------------------------------------|---------------------------------|
| (Outputs only)                     | –0.5V to V <sub>DD</sub> + 0.5V |
| DC Output Voltage                  | –0.5V to V <sub>DD</sub> + 0.5V |
| Power Dissipation                  | 0.75W                           |

# **DC Parameter** @ 3.3V V<sub>DD</sub> = 3.3V $\pm$ 5%, T<sub>A</sub>= -40°C to +85°C (see Figure 6)

| Parameter        | Description              | Conditions  |                           | Min. | Тур. | Max. | Unit |
|------------------|--------------------------|---|---------------------------|------|------|------|------|
| V <sub>OH</sub>  | Output High Voltage      | $V_{DD} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$ | $I_{OH} = -12 \text{ mA}$ | 2.3  | 3.3  |      | V    |
| V <sub>OL</sub>  | Output Low Voltage       | $V_{DD} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$ | I <sub>OL</sub> = 12 mA   |      | 0.2  | 0.5  | V    |
| V <sub>IH</sub>  | Input High Voltage       | Guaranteed Logic High Level                         |                           | 2    |      | 5.8  | V    |
| V <sub>IL</sub>  | Input Low Voltage        | Guaranteed Logic Low Level                          |                           |      |      | 0.8  | V    |
| I <sub>IH</sub>  | Input High Current       | $V_{DD} = Max.$                                     | V <sub>IN</sub> = 2.7V    |      |      | 1    | uA   |
| IIL              | Input Low Current        | $V_{DD} = Max.$                                     | $V_{IN} = 0.5V$           |      |      | -1   | uA   |
| l                | Input High Current       | $V_{DD} = Max., V_{IN} = V_{DD}(Max)$               |                           |      |      | 20   | uA   |
| V <sub>IK</sub>  | Clamp Diode Voltage      | $V_{DD} = Min., I_{IN} = -18 \text{ mA}$            |                           |      | -0.7 | -1.2 | V    |
| I <sub>ОК</sub>  | Continuous Clamp Current | V <sub>DD</sub> = Max., V <sub>OUT</sub> = GND      |                           |      |      | -50  | mA   |
| O <sub>OFF</sub> | Power-down Disable       | $V_{DD} = GND, V_{OUT} = < 4.5V$                    |                           |      |      | 100  | uA   |
| V <sub>H</sub>   | Input Hysteresis         |   |                           |      | 80   |      | mV   |

#### **DC Parameter** @ 2.5V $V_{DD}$ = 2.5V ± 5%, $T_A$ = -40°C to +85°C (see Figure 1)

| Parameter        | Description              | Conditions   |                         | Min. | Тур. | Max. | Unit |
|------------------|--------------------------|--|-------------------------|------|------|------|------|
| V <sub>OH</sub>  | Output High Voltage      | V <sub>DD</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>II</sub> | I <sub>OH</sub> = -7 mA | 1.8  |      |      | V    |
| VOH              |                          | $v_{DD} = v_{III}, v_{IN} = v_{IH} or v_{IL}$                                | I <sub>OH</sub> = 12 mA | 1.6  |      |      | V    |
| V <sub>OL</sub>  | Output Low Voltage       | $V_{DD} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$                          | I <sub>OL</sub> = 12 mA |      |      | 0.65 | V    |
| V <sub>IH</sub>  | Input High Voltage       | Guaranteed Logic High Level  |                         | 1.6  |      | 5.0  | V    |
| V <sub>IL</sub>  | Input Low Voltage        | Guaranteed Logic Low Level   |                         |      |      | 0.8  | V    |
| I <sub>IH</sub>  | Input High Current       | V <sub>DD</sub> = Max.   | V <sub>IN</sub> = 2.4V  |      |      | 1    | uA   |
| IIL              | Input Low Current        | V <sub>DD</sub> = Max.   | V <sub>IN</sub> = 0.5V  |      |      | -1   | uA   |
| l                | Input High Current       | $V_{DD} = Max., V_{IN} = V_{DD}(Max.)$                                       |                         |      |      | 20   | uA   |
| V <sub>IK</sub>  | Clamp Diode Voltage      | $V_{DD} = Min., I_{IN} = -18 \text{ mA}$                                     |                         |      | -0.7 | -1.2 | V    |
| I <sub>OK</sub>  | Continuous Clamp Current | V <sub>DD</sub> = Max., V <sub>OUT</sub> = GND                               |                         |      |      | -50  | mA   |
| O <sub>OFF</sub> | Power-down Disable       | $V_{DD} = GND, V_{OUT} = < 4.5V$   |                         |      |      | 100  | uA   |
| V <sub>H</sub>   | Input Hysteresis         |  |                         |      | 80   |      | mV   |

#### Capacitance

| Symbol           | Description        | Test Conditions       | Тур. | Max. | Unit |
|------------------|--------------------|-----------------------|------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $V_{IN} = 0V$         | 2.5  |      | pF   |
| C <sub>OUT</sub> | Output Capacitance | V <sub>OUT</sub> = 0V | 6.5  |      | pF   |

Note:

Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.



## Power Supply Characteristics (See Figure 1)

| Parameter        | Description   | Test Conditions  | Test Conditions                   |  | Тур. | Max. | Unit       |
|------------------|---|--|-----------------------------------|--|------|------|------------|
| $\Delta_{ICC}$   | Delta I <sub>CC</sub> Quiescent<br>Power Supply Current | $(I_{DD} @ V_{DD} = Max. and V_{IN} = V_{DD}) - (I_{DD} @ V_{DD} = Max. and V_{IN} = V_{DD} - 0.6V)$ |                                   |  |      | 50   | uA         |
| I <sub>CCD</sub> | Dynamic Power Supply<br>Current                         | DD   | fL= fMAX<br>OE# = V <sub>DD</sub> |  |      | 0.63 | mA/<br>MHz |
| I <sub>C</sub>   | Total Power Supply<br>Current                           |  | fL=100 MHz<br>OE# = GND           |  |      | 25   | mA         |

# **High-frequency Parametrics**

| Parameter            | Description                                  | Test Conditions   |              | Min. | Тур | Max | Unit |
|----------------------|--|---|--------------|------|-----|-----|------|
| DJ                   | Jitter, Deterministic                        | 50% duty cycle tW(50–50)<br>The "point to point load circuit"<br> Output Jitter – Input Jitter            | See Figure 8 |      |     | 20  | ps   |
| F <sub>max</sub>     | Maximum frequency<br>V <sub>DD</sub> = 3.3V  | 50% duty cycle tW(50–50)<br>Standard Load Circuit.  | See Figure 6 |      |     | 160 | MHz  |
|                      |  | 50% duty cycle tW(50–50)<br>The "point to point load circuit"   | See Figure 8 |      |     | 200 |      |
| F <sub>max(20)</sub> | Maximum frequency<br>V <sub>DD</sub> = 3.3 V | 20% duty cycle tW(20–80)<br>The "point to point load circuit"<br>$V_{IN} = 3.0V/0.0V V_{OUT} = 2.3V/0.4V$ | See Figure 8 |      |     | 200 | MHz  |
|                      | Maximum frequency<br>V <sub>DD</sub> = 2.5 V | The "point to point load circuit"<br>$V_{IN} = 2.4 V/0.0 V V_{OUT} = 1.7 V/0.7 V$                         | See Figure 3 |      |     | 100 |      |
| t <sub>W</sub>       | Minimum pulse<br>V <sub>DD</sub> = 3.3 V     | The "point to point load circuit"<br>$V_{IN} = 3.0V/0.0V F = 100 MHz$<br>$V_{OUT} = 2.0V/0.8V$            | See Figure 7 | 2    |     |     | ns   |
|                      | Minimum pulse<br>V <sub>DD</sub> = 2.5 V     | The "point to point load circuit"<br>$V_{IN} = 2.4 V/0.0 V F = 100 MHz$<br>$V_{OUT} = 1.7 V/0.7 V$        | See Figure 2 | 1    |     |     |      |

# AC Switching Characteristics @ 3.3V $V_{DD}$ = 3.3V ± 5%, $T_A$ = -40°C to +85°C (See Figure 6)

| Parameter          | Description  |               | Min. | Тур. | Max. | Unit |
|--------------------|--|---------------|------|------|------|------|
| t <sub>PLH</sub>   | Propagation Delay – Low to High  | See Figure 9  | 1.5  | 3    | 3.9  | nS   |
| t <sub>PHL</sub>   | Propagation Delay – High to Low  |               | 1.5  | 3    | 3.9  | nS   |
| t <sub>PHZ</sub>   | Propagation Delay – High to High Z   | See Figure 10 |      | 4    |      | nS   |
| t <sub>PLZ</sub>   | Propagation Delay – Low to High Z  |               |      | 3    |      | nS   |
| t <sub>R</sub>     | Output Rise Time   | See Figure 9  |      | 0.8  |      | V/nS |
| t <sub>F</sub>     | Output Fall Time   |               |      | 0.8  |      | V/nS |
| t <sub>SK(0)</sub> | Output Skew: Skew between outputs of the same package (in phase)   | See Figure 12 |      |      | 0.2  | nS   |
| t <sub>SK(p)</sub> | Pulse Skew: Skew between opposite transitions of the same output $(t_{PHL} - t_{PLH})$                                   | See Figure 11 |      |      | 0.2  | nS   |
| t <sub>SK(t)</sub> | Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type. | See Figure 13 |      |      | 0.3  | nS   |
| t <sub>OFF</sub>   | Delay from OE to Driver Off  |               |      |      | 4.0  | nS   |
| t <sub>ON</sub>    | Delay from OE to Driver on   |               |      |      | 4.0  | nS   |



#### AC Switching Characteristics @ 2.5V $V_{DD} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to +85°C (See Figure 1)

| Parameter          | Description  |               | Min. | Тур. | Max. | Unit |
|--------------------|--|---------------|------|------|------|------|
| t <sub>PLH</sub>   | Propagation Delay – Low to High  | See Figure 4  | 1.5  | 3.8  | 3.5  | nS   |
| t <sub>PHL</sub>   | Propagation Delay – High to Low  |               | 1.5  | 3.8  | 3.5  | nS   |
| t <sub>PHZ</sub>   | Propagation Delay – High to High Z   | See Figure 5  |      | 5    |      | nS   |
| t <sub>PLZ</sub>   | Propagation Delay – Low to High Z  |               |      | 4    |      | nS   |
| t <sub>R</sub>     | Output Rise Time   | See Figure 4  |      | 0.4  |      | V/nS |
| t <sub>F</sub>     | Output Fall Time   |               |      | 0.6  |      | V/nS |
| t <sub>SK(0)</sub> | Output Skew: Skew between outputs of the same package (in phase)   | See Figure 12 |      |      | 0.2  | nS   |
| t <sub>SK(p)</sub> | Pulse Skew: Skew between opposite transitions of the same output $(t_{PHL} - t_{PLH})$                                   | See Figure 11 |      |      | 0.2  | nS   |
| t <sub>SK(t)</sub> | Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type. | See Figure 13 |      |      | 0.3  | nS   |
| t <sub>OFF</sub>   | Delay from OE to Driver Off  |               |      |      | 5.0  | nS   |
| t <sub>ON</sub>    | Delay from OE to Driver on   |               |      |      | 5.0  | nS   |

# Parameter Measurement Information: V<sub>DD</sub> @ 2.5V<sup>[3,5,6]</sup>




Figure 1. Load Circuit

Figure 2. Voltage Waveforms–Pulse Duration

1.25 V


-- 1.25 V

500 ohm


w(20-80)

t<sub>w(50-50)</sub>

1.25 V



#### Figure 4. Voltage Waveforms–Propagation Delay Times<sup>[9]</sup>



#### Figure 5. Voltage Waveforms-Enable and Disable Times<sup>[4,7,8]</sup>

#### Table 1.

| Test                               | S1                |              |
|------------------------------------|-------------------|--------------|
| t <sub>PLH</sub> /t <sub>PHL</sub> | Open              | See Figure 4 |
| t <sub>PLZ</sub> /t <sub>PZL</sub> | $2 \times V_{DD}$ | See Figure 5 |
| t <sub>PHZ</sub> /t <sub>PZH</sub> | V <sub>SS</sub>   | Gee rigule o |

#### Notes:

Input

Input

 $\ensuremath{\mathsf{C}}\xspace_{\ensuremath{\mathsf{L}}}$  includes probe and jig capacitance. 3

From Output-

Under Test

 $C_L = 3 pF$ 


- Waveform 1 is for an output with internal conditions such that the output is LOW, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control. All input pulses are supplied by generators having the following characteristics: PRR < 10 MHz, Zo =  $50\Omega$ , t<sub>R</sub> < 2.5 nS, t<sub>F</sub> < 2.5 nS. 4.
- 5.
- 6. 7. Outputs are measured one at a time with one transition per measurement.

Figure 3. Point-to-Point Load Circuit

- $t_{\mathsf{PLZ}}$  and  $t_{\mathsf{PHZ}}$  are the same as  $t_{\mathsf{DIS}}.$
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{EN}$ .  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{PD}$ . 8.
- 9.



# Parameter Measurement Information: V<sub>DD</sub> @ 3.3V<sup>[10,12,13]</sup>








Figure 8. Point-to-Point Load Circuit




Figure 10. Voltage Waveforms– Enable and Disable Times<sup>[11,14,15]</sup>

| Test                               | S1    |               |
|------------------------------------|-------|---------------|
| t <sub>PLH</sub> /t <sub>PHL</sub> | Open  | See Figure 9  |
| t <sub>PLZ</sub> /t <sub>PZL</sub> | 2xVDD | See Figure 10 |
| t <sub>PHZ</sub> /t <sub>PZH</sub> | VSS   | Gee rigule to |




Table 2.




Figure 11. Pulse Skew-tsk(p)

#### Notes:

- 10. CL includes probe and jig capacitance
- Waveform 1 is for an output with internal conditions such that the output is LOW, except when disabled by the output control. Waveform 2 is for an output with 11.
- internal conditions such that the output is HIGH, except when disabled by the output control. All input pulses are supplied by generators having the following characteristics: PRR < 10 MHz, Zo =  $50\Omega$ , t<sub>R</sub> < 2.5 nS, t<sub>F</sub> < 2.5 nS. 12.
- The outputs are measured one at a time with one transition per measurement. 13.
- 14.  $t_{\mathsf{PLZ}}$  and  $t_{\mathsf{PHZ}}$  are the same as  $t_{\mathsf{DIS}}.$
- 15.
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{EN}$ . tPLH and tPHL are the same as  $t_{PD}$ . 16.





 $tsk_{(t)} = It_{PLH2} - t_{PLH1} I \text{ or } t_{PHL2} - t_{PHL1} I$ 





## **Ordering Information**

| Part Number  | Package Type              | Product Flow             |  |
|--------------|---------------------------|--------------------------|--|
| CY2CC1810SI  | 24-pin SOIC               | Industrial, –40° to 85°C |  |
| CY2CC1810SIT | 24-pin SOIC–Tape and Reel | Industrial, –40° to 85°C |  |
| CY2CC1810OI  | 24-pin SSOP               | Industrial, –40° to 85°C |  |
| CY2CC1810OIT | 24-pin SSOP–Tape and Reel | Industrial, –40° to 85°C |  |
| CY2CC1810SC  | 24-pin SOIC               | Commercial, 0°C to 70°C  |  |
| CY2CC1810SCT | 24-pin SOIC–Tape and Reel | Commercial, 0°C to 70°C  |  |
| CY2CC1810OC  | 24-pin SSOP               | Commercial, 0°C to 70°C  |  |
| CY2CC1810OCT | 24-pin SSOP–Tape and Reel | Commercial, 0°C to 70°C  |  |



## **Package Drawing and Dimensions**





All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



# **Document History Page**

| Document Title: CY2CC1810 1:10 Clock Fanout Buffer with Output Enable<br>Document #: 38-07055 |         |            |                    |   |  |
|---|---------|------------|--------------------|---|--|
| REV.  | ECN NO. | Issue Date | Orig. of<br>Change | Description of Change   |  |
| **  | 107080  | 06/07/01   | IKA                | Convert from IMI to Cypress format  |  |
| *A  | 114316  | 05/08/02   | TSM                | $\Delta I_{DD}$ validation  |  |
| *В  | 119147  | 10/07/02   | RGL                | Added 5.8 as the Max. value for VIH in the DC Parameters @3.3V table.<br>Changed the Max. value of the VIH from 5.8 to 5.0 in the DC Parameters<br>@2.5V table. |  |
| *C  | 122742  | 12/14/02   | RBI                | Added power up requirements to maximum ratings information.   |  |